

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/845,480	04/30/2001	Shyue Fong Quek	CS00-025	2322	
28112	7590 01/29/2003				
GEORGE O. SAILE & ASSOCIATES 28 DAVIS AVENUE POUGHKEEPSIE, NY 12603			EXAMINER		
			UMEZ ERONINI, LYNETTE T		
			ART UNIT	PAPER NUMBER	
			1765	C	
			DATE MAILED: 01/29/2003	20	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.	Applicant(s)	1
09/845,480	QUEK ET AL.	
Examiner	Art Unit	
Lynette T. Umez-Eronini	1765	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.

 If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.

 Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

•	eply received by the Office later than three months d patent term adjustment. See 37 CFR 1.704(b).	after the m	ailing date of this cor	nmunication, even if timely filed, may reduce any				
Status	- -							
1) 🗌	Responsive to communication(s) filed on							
2a)⊠	This action is FINAL.	2b)□	This action is	non-final.				
3) 🗌	3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
	on of Claims							
-	Claim(s) <u>1-30</u> is/are pending in the							
4	fa) Of the above claim(s) is/	are with	drawn from cor	nsideration.				
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-30</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
•	Claim(s) are subject to restr	iction an	d/or election re	equirement.				
Application	on Papers							
•	he specification is objected to by the							
10)∐ T	he drawing(s) filed on is/are	e: a)∐ ad	ccepted or b)	objected to by the Examiner.				
		-		be held in abeyance. See 37 CFR 1.85(a).				
11)∐ T				proved b) disapproved by the Examiner.				
_	If approved, corrected drawings are r	-		ice action.				
12)∐ T	he oath or declaration is objected t	to by the	Examiner.					
Priority u	nder 35 U.S.C. §§ 119 and 120							
13) 🗌 .	Acknowledgment is made of a clair	n for for	eign priority un	der 35 U.S.C. § 119(a)-(d) or (f).				
a)[☐All b)☐ Some * c)☐ None of:							
1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priorit	y docum	ents have beer	n received in Application No				
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
				der 35 U.S.C. § 119(e) (to a provisional application).				
<i>,</i> —	☐ The translation of the foreign la		•	•				
15)∏ A	cknowledgment is made of a claim		•					
Attachment	(s)			<u> </u>				
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (ation Disclosure Statement(s) (PTO-1449)			4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other:				

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- Claims 1, 6, 11, 16, 21, and 26 are rejected under 35 U.S.C...112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The limitation, "wherein no etch stop layer is formed between said organic dielectric layer and said inorganic dielectric layer" lacks support in the Specification. Any negative limitation or exclusionary proviso must have basis in the original disclosure. See Ex parte Grasselli, 231 USPQ 393 (Bd. App. 1983) aff'd mem., 738 F.2d 453 (Fed. Cir. 1984).
- 3. Claim 21 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. On lines 12-18, "etching a trench pattern into said organic dielectric layer; and thereafter etching a via pattern through said organic dielectric layer . . ." lacks enablement because the Specification (page 11, line 8 page 12, line10) has failed to show how a trench, which has a wider opening than a via, is etched into an organic dielectric layer then afterwards, etching a via, which has a shorter opening, through the said organic dielectric layer.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1, 3, and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US 4,789,648) in view of Toshiaki (English translation of JP 10-112503 A) and further in view of Kudo (US 6,420,261).

As pertaining to the claims 1, 3, and 5, Chow teaches a method of forming dual damascene openings in the fabrication of an integrated circuit device. The method comprises:

providing metal lines covered by an insulating layer overlying a semiconductor substrate (column 2, line 67 – column 3, line 6 and Figure 2);

depositing a quartz insulation layer **5** (first inorganic dielectric) over substrate **2** (column 3, lines 15-16) and "although the preferred embodiment also makes use of sputtered quartz or composite Si₃N₄/SiO₂ for insulation layers **5** and **8**, other insulation materials, such as spin-on polyimides (same as organic dielectric layer) are also suitable," reads on depositing an organic dielectric layer overlying said insulating layer;

depositing a second insulation **8** of quartz or a composite Si₃N₄/SiO₂ layer over the structure as shown in **FIG. 2** (column 3, lines 24-27) and " (column 4, lines 24-27) reads on depositing an inorganic dielectric layer overlying said organic dielectric layer;

simultaneous formation of a stud via connection through an intervening insulator which comprises a first insulator (same as applicant's organic dielectric) layer, an etch stop layer, and a second insulator (same as applicant's inorganic dielectric) layer to an underlying patterned metallization (column 4, lines 40-44), reads on.

etching a via pattern into said inorganic dielectric layer; etching said via pattern into said organic dielectric layer;

The channels (trench) and via holes into the second (same as applicant's inorganic dielectric) and first (same as applicant's organic) insulation layer, respectively, are overfilled with metallization and excess metallization is removed by etching or by chemical-mechanical polishing (column 2, lines 42-47 and Figures 4-6) reads on.

thereafter etching a trench pattern into said second inorganic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

Chow differs in failing to teach wherein no etch stop layer is formed between said organic dielectric layer and said organic dielectric, in claim 1.

Toshiaki teaches a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0013, lines 1,2] and Figure 3).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow by forming a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer for the purpose of reducing the cost in manufacturing a semiconductor device [0004, lines 6-7].

Chow in view of Toshiaki differs in failing to teach using patterned said inorganic dielectric layer as a mask, **in claim 1**.

Kudo using an inorganic insulating film as a mask (column 14, lines 34-41).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Toshiaki by using an inorganic dielectric layer as a mask as taught by Kudo for the purpose of improving the reliability of the semiconductor device (Kudo, column 14, lines 62-65).

6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP 503 A) and Kudo ('261) as applied to claim 1 above, and further in view of Joshi et al. (US 5,955,781).

Chow in view of Toshiaki and Kudo differs in failing to teach forming gate electrodes and source and drain regions in and on said semiconductor substrate.

Joshi teaches a dual damascene structure that comprises forming gate electrodes and source and drain regions in and on said semiconductor substrate (column 7, lines 51-63).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Kudo by forming gate electrodes and source and drain regions in and on said semiconductor substrate as taught by Joshi for the purpose of preventing short-circuiting in the semiconductor device.

7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view Toshiaki (JP 503 A) and Kudo (US '261) as applied to claim 1 above, and further in view of Wang et al. (US 6,020,269).

Chow in view of Toshiaki and Kudo differs in failing to teach said inorganic dielectric layer comprises one of the following: CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen doped FSG, Z3MS, XLX, and or hydrogen silsesquiozane HSQ.

Wang teaches, "... typically silicon dioxide... may include... fluorine doped silicon glass (FSG)... or low k polymer materials (column 4, lines 16-22).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view Toshiaki and Kudo by replacing quartz (silicon dioxide) with FSG as taught Wang because both quartz and FSG are seen as equivalent: they are dielectric materials. Substitution of one for the other would have been obvious for the purpose of providing medium for depositing a conductive layer.

8. Claims 6, 8, and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP '503 A).

As pertaining to claims 6, 8, and 10, Chow teaches a method of forming dual damascene openings in the fabrication of an integrated circuit device. The method comprises:

Art Unit: 1765

providing metal lines covered by an insulating layer overlying a semiconductor substrate (column 2, line 67 – column 3, line 6 and Figure 2);

depositing an organic dielectric layer (5 and 8) overlying said insulating layer (column 3, lines 15-16);

depositing an inorganic dielectric layer overlying said organic layer (column 3, lines 24-27; column 4, lines 24-27; and **FIG. 2**).

Chow further teaches the channels (trench) and via holes into the second (same as applicant's inorganic dielectric layer) and first (same as applicant's organic dielectric) layers of insulation, respectively, are overfilled with metallization (column 2, lines 42-43) and the excess metallization, on top of the second layer of insulation but not in the channels or via holes is removed by etching or by chem-mech (chemical-mechanical) polishing, reads on,

etching a trench pattern into said inorganic dielectric layer; and

thereafter etching a via pattern through said inorganic dielectric layer and said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

Chow differs in failing to teach wherein no etch stop layer is formed between said organic dielectric layer and said organic dielectric, in **claim 6**.

Toshiaki teaches a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0013, lines 1,2] and Figure 3).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow by forming a

damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer for the purpose of reducing the cost in manufacturing a semiconductor device [0004, lines 6-7].

9. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP 503 A) as applied to claim 6 above, and further in view of Joshi et al. (US 5,955,781).

Chow in view of Toshiaki differs in failing to teach forming gate electrodes and source and drain regions in and on said semiconductor substrate.

Joshi teaches a dual damascene structure that comprises forming gate electrodes and source and drain regions in and on said semiconductor substrate (column 7, lines 51-63).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Toshiaki by forming gate electrodes and source and drain regions in and on said semiconductor substrate as taught by Joshi for the purpose of preventing shortcircuiting in the semiconductor device.

10. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view Toshiaki (JP 503 A) as applied to claim 6 above, and further in view of Wang et al. (US 6,020,269).

Chow in view of Toshiaki differs in failing to teach said inorganic dielectric layers as recited in the instant claim.

Wang teaches, "... typically silicon dioxide... may include... fluorine doped silicon glass (FSG)... or low k polymer materials (column 4, lines 16-22).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view Toshiaki by replacing quartz (silicon dioxide) with FSG as taught Wang because both quartz and FSG are seen as equivalent: they are dielectric materials. Substitution of one for the other would have been obvious for the purpose of providing medium for depositing a conductive layer.

11. Claims 11, 13, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow ('648) in view of Toshiaki JP 530 A).

Chow teaches a method of forming dual damascene openings in the fabrication of an integrated circuit device (column 1, lines 10-16). The method comprises:

providing metal lines covered by an insulating layer overlying a semiconductor substrate (column 2, line 67 - column 3, line 6 and Figure 2);

depositing an organic dielectric layer overlying said insulating layer (column 3, lines 15-16);

depositing an inorganic dielectric layer overlying said organic layer (column 3, lines 24-27; column 4, lines 24-27; and **FIG. 2**).

etching a via pattern into said inorganic dielectric layer (claim 1, column 4, lines 40-44);

Art Unit: 1765

Chow further teaches the channels (trench) and via holes into the second (same as applicant's inorganic dielectric layer) and first (same as applicant's organic dielectric) layers of insulation, respectively, are overfilled with metallization (column 2, lines 42-43) and the excess metallization, on top of the second layer of insulation but not in the channels or via holes is removed by etching or by chem-mech (chemical-mechanical) polishing, reads on,

etching a via pattern into said inorganic dielectric layer. The aforementioned reads on claims 11, 13, and 15.

Chow differs in failing to teach wherein no etch stop layer is formed between said organic dielectric layer and said inorganic dielectric layer, in claim 11.

Toshiaki teaches a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0013, lines 1,2] and Figure 3).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow by forming a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer for the purpose of reducing the cost in manufacturing a semiconductor device [0004, lines 6-7].

Chow also differs in failing to teach simultaneously etching said via pattern into said organic dielectric layer and etching a trench pattern into said inorganic dielectric layer, in claim 11.

It is the examiner's position that since Chow teaches separate steps in forming a via and trench respectively in an organic dielectric and inorganic dielectric layer, then it

would be obvious to perform both said steps simultaneously for the purpose of completing the damascene structure. The performance of two steps simultaneously, which have previously been performed in sequence was held to have been obvious. *In re Tatincloux* 108 USPQ 125 (CCPA 1955).

12. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP 503 A) as applied to claim 11 above, and further in view of Joshi et al. (US '781).

Chow in view of Toshiaki differs in failing to teach forming gate electrodes and source and drain regions in and on said semiconductor substrate.

Joshi teaches a dual damascene structure that comprises forming gate electrodes and source and drain regions in and on said semiconductor substrate (column 7, lines 51-63).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Toshiaki by forming gate electrodes and source and drain regions in and on said semiconductor substrate as taught by Joshi for the purpose of preventing short-circuiting in the semiconductor device.

13. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP '530 A) as applied to claim 11 above, and further in view of Wang (US '269).

Chow in view of Toshiaki differs in failing to teach said inorganic dielectric layer comprises CORAL, BLACK DIAMOND, fluorinated silicate glass (FSG), carbon-doped FSG, nitrogen doped FSG, Z3MS, XLX, and or hydrogen silsesquiozane HSQ.

Wang teaches, "... typically silicon dioxide ... may include ... fluorine doped silicon glass (FSG) ... or low k polymer materials (column 4, lines 16-22).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view Toshiaki by replacing quartz (silicon dioxide) with FSG as taught Wang because both quartz and FSG are seen as equivalent: they are dielectric materials. Substitution of one for the other would have been obvious for the purpose of providing medium for depositing a conductive layer.

14. Claims 16, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP '530 A).

Chow teaches a method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating layer overlying a semiconductor substrate (column 2, line 67 – column 3, line 6 and Figure 2);

depositing an inorganic dielectric layer (5) overlying said insulating layer (column 3, lines 15-16); and

depositing an organic dielectric layer overlying said inorganic layer (column 4, lines 24-27).

Art Unit: 1765

Chow teaches simultaneous formation of a stud via connection through an intervening insulator which comprises a first insulator (same as applicant's inorganic dielectric) layer, an etch stop layer, and a second insulator (same as applicant's organic dielectric) layer to an underlying patterned metallization (claim 1), reads on,

etching a via pattern into said organic dielectric layer. Hence, the aforementioned reads on claims 16, 19, and 20.

Chow differs in failing to teach wherein no etch stop layer is formed between said inorganic dielectric layer and said organic dielectric layer; and thereafter etching a trench pattern into said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device, in claim 16.

Toshiaki teaches a damascene structure, which is shown to comprise a stacked silicon-oxide film **2**, an organic low dielectric constant film **3**, and silicon oxide film **4** layers form on a substrate **1** and which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0011, lines 2-3], [0012, lines 1-3], [0013, lines 1,2] and Figure **3**). The said layers are etched to via hole **8** [0005, lines 1-4 and Figure **7**] and the organic low dielectric constant film **3** is etched into the wiring slot (trench) **9** by using the silicon-oxide film **4** as a mask [0015, lines 1-3 Figure **8**]. Wiring material is formed in hole **8** and wiring slot **9** and is ground (polished) by a CMP method [0017 and Figures **9** and **10**]. The aforementioned reads on,

etching via pattern into said organic dielectric layer; and thereafter etching a trench pattern into said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

Art Unit: 1765

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow by forming a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer and etching via and trench as taught by Toshiaki for the purpose of reducing the cost in manufacturing a semiconductor device [0004, lines 6-7].

15. Claim_1.7_is_rejected under 35 U.S.C. 103(a) as being unpatentable_over_Chow_ (US '648) in view of Toshiaki (JP 503 A) as applied to claim 16 above, and further in view of Joshi (US '781).

Chow in view of Toshiaki differs in failing to teach forming gate electrodes and source and drain regions in and on said semiconductor substrate.

Joshi teaches a dual damascene structure that comprises forming gate electrodes and source and drain regions in and on said semiconductor substrate wherein metal lines overlie and contact said semiconductor device structure (column 7, lines 51-63).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Toshiaki by forming gate electrodes and source and drain regions in and on said semiconductor substrate wherein metal lines overlie and contact said semiconductor device structure, as taught by Joshi for the purpose of preventing short-circuiting in the semiconductor device.

16. Claim 18 rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US 648) in view of Toshiaki (JP '530A) as applied to claim 16 above, and further in view of Joshi (US '781).

Chow in view of Toshiaki differs in failing to teach said inorganic dielectric layer as recited in the instant claim.

Wang teaches, typically silicon dioxide . . . may include . . . fluorine doped silicon glass (FSG) . . . or low k polymer materials (column 4, lines 16-22).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view Toshiaki by replacing quartz (silicon dioxide) with FSG as taught Wang because both quartz and FSG are seen as equivalent; they are dielectric materials. Substitution of one for the other would have been obvious for the purpose of providing medium for depositing a conductive layer.

16. Claims 21, 24, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP '530 A).

Chow teaches a method of forming dual damascene openings in the fabrication of an integrated circuit device comprising:

providing metal lines covered by an insulating layer overlying a semiconductor substrate (column 2, line 67 – column 3, line 6 and Figure 2);

depositing a quartz insulation layer 5 (same as organic dielectric) over substrate 2 (column 3, lines 15-16) and "although the preferred embodiment also makes use of

Art Unit: 1765

sputtered quartz or composite Si₃N₄/SiO₂ for insulation layers **5** and **8**, other insulation materials, such as spin-on polyimides" (same as material as organic dielectric layer) are also suitable (column 4, lines 24-27), which suggests that insulation layers **5** and **8** are used interchangeably and respectively as inorganic and organic dielectric layers and reads on,

depositing an inorganic dielectric layer (5) overlying said insulating layer; and depositing an organic dielectric layer overlying said inorganic layer.

Chow teaches simultaneous formation of a stud via connection through an intervening insulator which comprises a first insulator (same as applicant's inorganic dielectric) layer, an etch stop layer, and a second insulator (same as applicant's organic dielectric) layer to an underlying patterned metallization (claim 1), reads on,

etching a via pattern into said organic dielectric layer. Hence, the aforementioned reads on claims 21, 24 and 25.

Chow differs in failing to teach wherein no etch stop layer is formed between said inorganic dielectric layer and said organic dielectric layer; and thereafter etching a trench pattern into said organic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device, in claim 21;

Toshiaki teaches a damascene structure, which is shown to comprise a stacked silicon-oxide film 2, an organic low dielectric constant film 3, and silicon oxide film 4 layers form on a substrate 1 and which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0011, lines 2-3], [0012, lines 1-3], [0013, lines 1,2] and Figure 3). The said layers are etched to via hole 8 [0005, lines 1-4 and

Art Unit: 1765

Figure 7] and the organic low dielectric constant film 3 is etched into the wiring slot (trench) 9 by using the silicon-oxide film 4 as a mask [0015, lines 1-3 Figure 8]. Wiring material is formed in hole 8 and wiring slot 9 and is ground (polished) by a CMP method [0017 and Figures 9 and 10]. The aforementioned reads on,

Thereafter etching a via pattern through said organic dielectric layer and said inorganic dielectric layer to complete said forming of said dual damascene openings in the fabrication of said integrated circuit device.

17. Claims 26 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US'629) in view of Toshika (JP '530 A).

Chow differs in failing to teach where in no etch stop layer is formed between said organic dielectric layer and said organic dielectric.

Toshiaki teaches a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer ([0013, lines 1,2] and Figure 3).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow by forming a damascene structure which lacks an etch stop layer between the organic dielectric layer and inorganic dielectric layer for the purpose of reducing the cost in manufacturing a semiconductor device [0004, lines 6-7].

Chow also differs in failing to teach simultaneously etching said via pattern into said inorganic dielectric layer and etching a trench pattern into said organic dielectric layer.

Art Unit: 1765

It is the examiner's position that since Chow teaches separate steps in forming a via and trench respectively in an inorganic dielectric and organic dielectric layer, which reads on etching a via pattern into said inorganic dielectric layer and etching a trench pattern into said organic dielectric layer, then it would be obvious to perform both said steps simultaneously for the purpose of completing the damascene structure. The performance of two steps simultaneously, which have previously been performed in sequence was held to have been obvious. *In re Tatincloux* 108 USPQ 125 (CCPA 1955).

18. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP 503 A) as applied to claim 26 above, and further in view of Joshi (US '781).

Chow in view of Toshiaki differs in failing to teach forming gate electrodes and source and drain regions in and on said semiconductor substrate.

Joshi teaches a dual damascene structure that comprises forming gate electrodes and source and drain regions in and on said semiconductor substrate wherein metal lines overlie and contact said semiconductor device structure (column 7, lines 51-63).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view of Toshiaki by forming gate electrodes and source and drain regions in and on said semiconductor substrate wherein metal lines overlie and contact said semiconductor device structure,

as taught by Joshi for the purpose of preventing short-circuiting in the semiconductor device.

19. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chow (US '648) in view of Toshiaki (JP '530 A) as applied to claim 26 above, and further in view of Wang (US 269).

as recited in the instant claim.

Wang teaches, " . . . typically silicon dioxide . . . may include . . . fluorine doped silicon glass (FSG) . . . or low k polymer materials (column 4, lines 16-22).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Chow in view Toshiaki by replacing quartz (silicon dioxide) with FSG as taught Wang because both quartz and FSG are seen as equivalent: they are dielectric materials. Substitution of one for the other would have been obvious for the purpose of providing medium for depositing a conductive layer.

Conclusion

20. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 1765

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee-pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of ____

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Lynette T. Umez-Eronini whose telephone number is

703-306-9074. The examiner is normally unavailable on the First Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Benjamin Utech can be reached on 703-308-3836. The fax phone numbers

for the organization where this application or proceeding is assigned are 703-972-9310

for regular communications and 703-972-9311 for After Final communications.

ltue

January 17, 2003

BENJAMIN L. UTECH SUPERVISORY PATENT EXAMINER

Page 20

TECHNOLOGY CENTER 1700